BEGIN:VCALENDAR
VERSION:2.0
PRODID:-// - ECPv6.15.16//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-ORIGINAL-URL:https://www.neuropac.info
X-WR-CALDESC:Events for 
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:Europe/Zurich
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20230326T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20231029T010000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20240331T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20241027T010000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20250330T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20251026T010000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=Europe/Zurich:20240125T180000
DTEND;TZID=Europe/Zurich:20240125T193000
DTSTAMP:20260418T105653
CREATED:20240105T080357Z
LAST-MODIFIED:20240105T080357Z
UID:10000273-1706205600-1706211000@www.neuropac.info
SUMMARY:Carlos Ortega-Otero @ ONM - IBM NorthPole: Neural Inference at the Frontier of Energy\, Space\, and Time
DESCRIPTION:Abstract \nComputing\, since its inception\, has been processor-centric\, with memory separated from compute. Inspired by the organic brain and optimized for inorganic silicon\, NorthPole is a neural inference architecture that blurs this boundary by eliminating off-chip memory\, intertwining compute with memory on-chip\, and appearing externally as an active memory chip. NorthPole is a low-precision\, massively parallel\, densely interconnected\, energy-efficient\, and spatial computing architecture with a co-optimized\, high-utilization programming model. \nOn the ResNet50 benchmark image classification network\, relative to a graphics processing unit (GPU) that uses a comparable 12-nanometer technology process\, NorthPole achieves a 25 times higher energy metric of frames per second (FPS) per watt\, a 5 times higher space metric of FPS per transistor\, and a 22 times lower time metric of latency. Similar results are reported for the Yolo-v4 detection network. \nNorthPole outperforms all prevalent architectures\, even those that use more-advanced technology processes. \nAbout the Speaker \n\n\n\n\n\nDr. Carlos Ortega-Otero is an Sr. Research Staff Member at IBM driven by a passion in Circuit Design\, Neuromorphic Chip Architectures\, Low-Power Circuits and Physical Design optimizations. He earned his Ph.D. from Cornell University under the guidance of Prof. Rajit Manohar. \nThroughout his career\, he has worked in groundbreaking projects\, including Ultra-Low Power Asynchronous Sensor Network nodes\, Medical Implantable Wireless Sensors\, The TrueNorth Brain-Inspired Chip\, and the NorthPole Project. At IBM\, Carlos works under the leadership of Dr. Dharmendra Modha in the Brain-Inspired Computing Group. \nHe plays key roles in Architecture\, Specification\, Digital Implementation\, Physical Design\, Timing Signoff\, and Manufacturing teams of the NorthPole Project. Carlos is proud to be part of the Brain-Inspired Computing Group at IBM that continues to shape the future of Integrated Circuits and AI.
URL:https://www.neuropac.info/event/carlos-ortega-otero-onm-ibm-northpole-neural-inference-at-the-frontier-of-energy-space-and-time/
LOCATION:Online
CATEGORIES:Talk,Workshop
END:VEVENT
END:VCALENDAR