Leveraging Sparsity of SRNNs for Reconfigurable and Resource-Efficient Network-on-Chip – Manu Rathore Leveraging Sparsity of SRNNs for Reconfigurable and Resource-Efficient Network-on-Chip April 23, 2024• 6views 2024 NICE,Circuit & Chip Design,Featured_old event-NICE,speaker-Rathore-Manu,year-2024 You may also like 39:00 Shape the World with Mixed-Sig. ICs – Past, Pres.... February 19, 2023• 81views 2023 ISSCC,Circuit & Chip Design event-ISSCC,type-Plenary,year-2023 56:27 Bio-inspired neuromorphic circuits architectures –... June 3, 2021• 81views Circuit & Chip Design event-TinyML,speaker-Indiveri-Giacomo,type-tutorial,year-2021 21:47 Exploring the possibilities of analog neuromorphic... May 2, 2021• 79views 2021 NICE,Platforms & Architectures event-NICE,speaker-Schemmel-Johannes,year-2021 00:24:39 FeNN: A RISC-V vector processor for Spiking Neural... March 23, 2025• 76views 2025 NICE,Platforms & Architectures event-NICE,speaker-Aizaz-Zainab,speaker-Knight-James,year-2025 Unsupervised dictionary learning for neuromorphic... March 28, 2019• 75views 2019 NICE,Learning Approaches event-NICE,speaker-Watkins-Yijing,year-2019 «12345678…40»Page 5 of 40
